Staff Elect Design Engr

 Verification of complex SoCs / IPs and provide technical leadership to the team while creating test plans and test bench architecture. Development of constraint-random verification environment at both sub-system and SoC level. Develop expertise in multiple areas of verification – RTL, Gate level and Power aware simulations Drive verification closure on complex modules and SoCs […]