ASIC Digital Design Engr Job

The candidate will be part of the Design Ware IP Verification R&D team at Synopsys. He/she will be expected to specify, design/architect and implement state-of-the-art Verification environments for the Design Ware family of synthesizable cores and perform Verification tasks for the IP cores. He/ She will work closely with RTL designers and be part of […]